Sciweavers

238 search results - page 35 / 48
» Hierarchical Interconnect Circuit Models
Sort
View
NIPS
2003
13 years 9 months ago
Minimising Contrastive Divergence in Noisy, Mixed-mode VLSI Neurons
This paper presents VLSI circuits with continuous-valued probabilistic behaviour realized by injecting noise into each computing unit(neuron). Interconnecting the noisy neurons fo...
Hsin Chen, Patrice Fleury, Alan F. Murray
ICCAD
2003
IEEE
131views Hardware» more  ICCAD 2003»
14 years 4 months ago
A New Surface Integral Formulation For Wideband Impedance Extraction of 3-D Structures
Detailed electromagnetic analysis of three-dimensional structures in multilayered dielectric media is critical for automatic generation of equivalent circuit models for the interc...
Ben Song, Zhenhai Zhu, John D. Rockway, Jacob Whit...
DAC
2012
ACM
11 years 10 months ago
ComPLx: A Competitive Primal-dual Lagrange Optimization for Global Placement
We develop a projected-subgradient primal-dual Lagrange optimization for global placement, that can be instantiated with a variety of interconnect models. It decomposes the origin...
Myung-Chul Kim, Igor L. Markov
ISPD
2005
ACM
239views Hardware» more  ISPD 2005»
14 years 1 months ago
Mapping algorithm for large-scale field programmable analog array
Modern advances in reconfigurable analog technologies are allowing field-programmable analog arrays (FPAAs) to dramatically grow in size, flexibility, and usefulness. With thes...
I. Faik Baskaya, Sasank Reddy, Sung Kyu Lim, Tyson...
ASPLOS
2006
ACM
14 years 1 months ago
Tartan: evaluating spatial computation for whole program execution
Spatial Computing (SC) has been shown to be an energy-efficient model for implementing program kernels. In this paper we explore the feasibility of using SC for more than small k...
Mahim Mishra, Timothy J. Callahan, Tiberiu Chelcea...