Sciweavers

319 search results - page 26 / 64
» Hierarchical Simulation of a Multiprocessor Architecture
Sort
View
WSC
2000
13 years 9 months ago
Simulation as educational support for production and logistics in industrial engineering
The proposed implementation is a monitor system able to train operators for on-line real time manufacturing control in order to analyze the performance of a production process. Th...
Agostino G. Bruzzone, Pietro Giribone, Roberto Rev...
HPCA
2005
IEEE
14 years 8 months ago
SENSS: Security Enhancement to Symmetric Shared Memory Multiprocessors
With the increasing concern of the security on high performance multiprocessor enterprise servers, more and more effort is being invested into defending against various kinds of a...
Youtao Zhang, Lan Gao, Jun Yang 0002, Xiangyu Zhan...
DCOSS
2007
Springer
14 years 1 months ago
An Adaptive Scheduling Protocol for Multi-scale Sensor Network Architecture
In self-organizing networks of battery-powered wireless sensors that can sense, process, and communicate, energy is the most crucial and scarce resource. However, since sensor netw...
Santashil PalChaudhuri, David B. Johnson
LPNMR
2009
Springer
14 years 2 months ago
Application of ASP for Automatic Synthesis of Flexible Multiprocessor Systems from Parallel Programs
Configurable on chip multiprocessor systems combine advantages of task-level parallelism and the flexibility of field-programmable devices to customize architectures for paralle...
Harold Ishebabi, Philipp Mahr, Christophe Bobda, M...
CF
2009
ACM
14 years 2 months ago
A light-weight fairness mechanism for chip multiprocessor memory systems
Chip Multiprocessor (CMP) memory systems suffer from the effects of destructive thread interference. This interference reduces performance predictability because it depends heavil...
Magnus Jahre, Lasse Natvig