Sciweavers

319 search results - page 32 / 64
» Hierarchical Simulation of a Multiprocessor Architecture
Sort
View
HPCA
2003
IEEE
14 years 8 months ago
Memory System Behavior of Java-Based Middleware
Java-based middleware, and application servers in particular, are rapidly gaining importance as a new class of workload for commercial multiprocessor servers. SPEC has recognized ...
Martin Karlsson, Kevin E. Moore, Erik Hagersten, D...
PPOPP
2003
ACM
14 years 26 days ago
Improving server software support for simultaneous multithreaded processors
Simultaneous multithreading (SMT) represents a fundamental shift in processor capability. SMT's ability to execute multiple threads simultaneously within a single CPU offers ...
Luke McDowell, Susan J. Eggers, Steven D. Gribble
ICCS
2004
Springer
14 years 1 months ago
On the Evaluation of x86 Web Servers Using Simics: Limitations and Trade-Offs
In this paper, we present our first experiences using Simics, a simulator which allows full-system simulation of multiprocessor architectures. We carry out a detailed performance ...
Francisco J. Villa, Manuel E. Acacio, José ...
ICS
1999
Tsinghua U.
13 years 12 months ago
Nonlinear array layouts for hierarchical memory systems
Programming languages that provide multidimensional arrays and a flat linear model of memory must implement a mapping between these two domains to order array elements in memory....
Siddhartha Chatterjee, Vibhor V. Jain, Alvin R. Le...
DAC
2010
ACM
13 years 7 months ago
Parallel hierarchical cross entropy optimization for on-chip decap budgeting
Decoupling capacitor (decap) placement has been widely adopted as an effective way to suppress dynamic power supply noise. Traditional decap budgeting algorithms usually explore t...
Xueqian Zhao, Yonghe Guo, Zhuo Feng, Shiyan Hu