Sciweavers

438 search results - page 13 / 88
» Hierarchical interfaces for hardware software systems
Sort
View
ESTIMEDIA
2006
Springer
13 years 11 months ago
A Communication Interface for Multiprocessor Signal Processing Systems
Parallelization of embedded software is often desirable for power/performance-related considerations for computation-intensive applications that frequently occur in the signal-pro...
Sankalita Saha, Shuvra S. Bhattacharyya, Wayne Wol...
SIGADA
2007
Springer
14 years 1 months ago
AADL modeling and analysis of hierarchical schedulers
A system based on a hierarchical scheduler is a system in which the processor is shared between several collaborative schedulers. Such schedulers exist since 1960 and they are bec...
Frank Singhoff, Alain Plantec
DEPCOS
2008
IEEE
180views Hardware» more  DEPCOS 2008»
14 years 2 months ago
A Resilient SIL 2 Driver Machine Interface for Train Control Systems
In railway train-borne equipment, the Driver Machine Interface (DMI) acts like a bridge between the train driver and the onboard automatic train control system (European Vital Com...
Andrea Ceccarelli, István Majzik, Danilo Io...
DATE
2004
IEEE
141views Hardware» more  DATE 2004»
13 years 11 months ago
Operating System Support for Interface Virtualisation of Reconfigurable Coprocessors
Reconfigurable Systems-on-Chip (SoC) consist of large Field-Programmable Gate-Arrays (FPGAs) and standard processors. The reconfigurable logic can be used for application-specific...
Miljan Vuletic, Ludovic Righetti, Laura Pozzi, Pao...
DATE
2002
IEEE
94views Hardware» more  DATE 2002»
14 years 18 days ago
A Powerful System Design Methodology Combining OCAPI and Handel-C for Concept Engineering
In this paper, we present an efficient methodology to validate high performance algorithms and prototype them using reconfigurable hardware. We follow a strict topdown Hardware/So...
Klaus Buchenrieder, Andreas Pyttel, Alexander Sedl...