Sciweavers

1053 search results - page 116 / 211
» Hierarchies and levels of reality
Sort
View
DAC
2012
ACM
11 years 11 months ago
Cache revive: architecting volatile STT-RAM caches for enhanced performance in CMPs
Spin-Transfer Torque RAM (STT-RAM) is an emerging non-volatile memory (NVM) technology that has the potential to replace the conventional on-chip SRAM caches for designing a more ...
Adwait Jog, Asit K. Mishra, Cong Xu, Yuan Xie, Vij...
CVPR
2008
IEEE
14 years 10 months ago
Latent topic random fields: Learning using a taxonomy of labels
An important problem in image labeling concerns learning with images labeled at varying levels of specificity. We propose an approach that can incorporate images with labels drawn...
Xuming He, Richard S. Zemel
ICPR
2002
IEEE
14 years 10 months ago
Hierarchical Recognition of Intentional Human Gestures for Sports Video Annotation
We present a novel technique for the recognition of complex human gestures for video annotation using accelerometers and the hidden Markov model. Our extension to the standard hid...
Graeme S. Chambers, Svetha Venkatesh, Geoff A. W. ...
VLSID
2002
IEEE
160views VLSI» more  VLSID 2002»
14 years 9 months ago
An Efficient Hierarchical Timing-Driven Steiner Tree Algorithm for Global Routing
In this paper, we propose a hierarchical timing-driven Steiner tree algorithm for global routing which considers the minimization of timing delay during the tree construction as t...
Jingyu Xu, Xianlong Hong, Tong Jing, Yici Cai, Jun...
CHI
2010
ACM
14 years 3 months ago
Apatite: a new interface for exploring APIs
We present Apatite, a new tool that aids users in learning and understanding a complex API by visualizing the common associations between its various components. Current object-or...
Daniel S. Eisenberg, Jeffrey Stylos, Brad A. Myers