2852 search results - page 524 / 571 » High Performance Architectures and Compilers |
140
click to vote
MICRO
2003
IEEE
15 years 7 months ago
2003
IEEE
It is widely accepted that the disproportionate scaling of transistor and conventional on-chip interconnect performance presents a major barrier to future high performance systems...
163
Voted
PIMRC
2010
IEEE
15 years 14 days ago
2010
IEEE
Wireless multihop ad hoc networks face a multitude of challenging problems including highly dynamic multihop topologies, lossy and noisy communications channels, and sporadic conne...
123
Voted
AFRICACRYPT
2009
Springer
15 years 12 days ago
2009
Springer
Graphics processing units (GPU) are increasingly being used for general purpose computing. We present implementations of large integer modular exponentiation, the core of public-ke...
177
click to vote
Publication
The Internet is emerging as the new universal telecommunication medium. IP over WDM has been envisioned as one of the most attractive architectures for the new Internet. Consequent...
138
click to vote
VLSID
2003
IEEE
16 years 2 months ago
2003
IEEE
Design of efficient System-on-Chips (SoCs) require thorough application analysis to identify various compute intensive parts. These compute intensive parts can be mapped to hardwa...