Sciweavers

2852 search results - page 551 / 571
» High Performance Architectures and Compilers
Sort
View
CLUSTER
2008
IEEE
14 years 21 days ago
Efficient one-copy MPI shared memory communication in Virtual Machines
Efficient intra-node shared memory communication is important for High Performance Computing (HPC), especially with the emergence of multi-core architectures. As clusters continue ...
Wei Huang, Matthew J. Koop, Dhabaleswar K. Panda
MM
2010
ACM
121views Multimedia» more  MM 2010»
13 years 11 months ago
Implementation and demonstration of a credit-based home access point
The increasing availability of high speed Internet access and the decreasing cost of wireless technologies has increased the number of devices in the home that wirelessly connect ...
Choong-Soo Lee, Mark Claypool, Robert E. Kinicki
TVLSI
2008
139views more  TVLSI 2008»
13 years 10 months ago
Ternary CAM Power and Delay Model: Extensions and Uses
Applications in computer networks often require high throughput access to large data structures for lookup and classification. While advanced algorithms exist to speed these search...
Banit Agrawal, Timothy Sherwood
IWCMC
2010
ACM
13 years 8 months ago
Dynamic load balancing and throughput optimization in 3GPP LTE networks
Load imbalance that deteriorates the system performance is a severe problem existing in 3GPP LTE networks. To deal with this problem, we propose in this paper a load balancing fra...
Hao Wang, Lianghui Ding, Ping Wu, Zhiwen Pan, Nan ...
MICRO
2010
IEEE
153views Hardware» more  MICRO 2010»
13 years 8 months ago
Throughput-Effective On-Chip Networks for Manycore Accelerators
As the number of cores and threads in manycore compute accelerators such as Graphics Processing Units (GPU) increases, so does the importance of on-chip interconnection network des...
Ali Bakhoda, John Kim, Tor M. Aamodt