Sciweavers

624 search results - page 40 / 125
» High Performance Matrix Multiplication on Many Cores
Sort
View
FPL
2008
Springer
120views Hardware» more  FPL 2008»
13 years 10 months ago
An FPGA-based implementation of the MINRES algorithm
Due to continuous improvements in the resources available on FPGAs, it is becoming increasingly possible to accelerate floating point algorithms. The solution of a system of linea...
David Boland, George A. Constantinides
ICASSP
2011
IEEE
13 years 23 days ago
Novel hierarchical ALS algorithm for nonnegative tensor factorization
The multiplicative algorithms are well-known for nonnegative matrix and tensor factorizations. The ALS algorithm for canonical decomposition (CP) has been proved as a “workhorse...
Anh Huy Phan, Andrzej Cichocki, Kiyotoshi Matsuoka...
CORR
2011
Springer
183views Education» more  CORR 2011»
13 years 3 months ago
Sparse Signal Recovery with Temporally Correlated Source Vectors Using Sparse Bayesian Learning
— We address the sparse signal recovery problem in the context of multiple measurement vectors (MMV) when elements in each nonzero row of the solution matrix are temporally corre...
Zhilin Zhang, Bhaskar D. Rao
ICASSP
2011
IEEE
13 years 23 days ago
Interference alignment in clustered ad hoc networks: High reliability regime and per-cluster aloha
Wireless networks are fundamentally limited by the intensity of the received signals and the mutual interference caused by many concurrent transmissions. We consider large wireles...
Roland Tresch, Giusi Alfano, Maxime Guillaud
ASPDAC
2007
ACM
156views Hardware» more  ASPDAC 2007»
14 years 1 months ago
Implementation of a Real Time Programmable Encoder for Low Density Parity Check Code on a Reconfigurable Instruction Cell Archit
- This paper presents a real time programmable irregular Low Density Parity Check (LDPC) Encoder as specified in the IEEE P802.16E/D7 standard. The encoder is programmable for fram...
Zahid Khan, Tughrul Arslan