Sciweavers

216 search results - page 32 / 44
» High performance encryption cores for 3G networks
Sort
View
ANCS
2007
ACM
14 years 12 days ago
Experimenting with buffer sizes in routers
Recent theoretical results in buffer sizing research suggest that core Internet routers can achieve high link utilization, if they are capable of storing only a handful of packets...
Neda Beheshti, Jad Naous, Yashar Ganjali, Nick McK...
ARC
2009
Springer
241views Hardware» more  ARC 2009»
14 years 3 months ago
Fully Pipelined Hardware Implementation of 128-Bit SEED Block Cipher Algorithm
As the need for information security increases in our everyday life, the job of encoding/decoding for secure information delivery becomes a critical issue in data network systems. ...
Jaeyoung Yi, Karam Park, Joonseok Park, Won Woo Ro
PVM
2010
Springer
13 years 6 months ago
Enabling Concurrent Multithreaded MPI Communication on Multicore Petascale Systems
With the ever-increasing numbers of cores per node on HPC systems, applications are increasingly using threads to exploit the shared memory within a node, combined with MPI across ...
Gábor Dózsa, Sameer Kumar, Pavan Bal...
CSE
2009
IEEE
14 years 3 months ago
Security Implications of Virtualization: A Literature Study
— Data centers accumulate corporate and personal data at a rapid pace. Driven by economy of scale and the high bandwidth of today’s network connections, more and more businesse...
André van Cleeff, Wolter Pieters, Roel Wier...
HPCA
2009
IEEE
14 years 9 months ago
Design and evaluation of a hierarchical on-chip interconnect for next-generation CMPs
Performance and power consumption of an on-chip interconnect that forms the backbone of Chip Multiprocessors (CMPs), are directly influenced by the underlying network topology. Bo...
Reetuparna Das, Soumya Eachempati, Asit K. Mishra,...