Sciweavers

733 search results - page 47 / 147
» High performance in tree-based parallel architectures
Sort
View
ICPR
2004
IEEE
14 years 8 months ago
From Massively Parallel Image Processors to Fault-Tolerant Nanocomputers
Parallel processors such as SIMD computers have been successfully used in various areas of high performance image and data processing. Due to their characteristics of highly regula...
Jie Han, Pieter Jonker
MICRO
2006
IEEE
135views Hardware» more  MICRO 2006»
14 years 1 months ago
Support for High-Frequency Streaming in CMPs
As the industry moves toward larger-scale chip multiprocessors, the need to parallelize applications grows. High inter-thread communication delays, exacerbated by over-stressed hi...
Ram Rangan, Neil Vachharajani, Adam Stoler, Guilhe...
JPDC
2000
141views more  JPDC 2000»
13 years 7 months ago
A System for Evaluating Performance and Cost of SIMD Array Designs
: SIMD arrays are likely to become increasingly important as coprocessors in domain specific systems as architects continue to leverage RAM technology in their design. The problem ...
Martin C. Herbordt, Jade Cravy, Renoy Sam, Owais K...
JSA
2000
100views more  JSA 2000»
13 years 7 months ago
Stripped mirroring RAID architecture
Redundant arrays of independent disks (RAID) provide an ecient stable storage system for parallel access and fault tolerance. The most common fault tolerant RAID architecture is R...
Hai Jin, Kai Hwang
CORR
2010
Springer
159views Education» more  CORR 2010»
13 years 7 months ago
A Novel VLSI Architecture of Fixed-complexity Sphere Decoder
Fixed-complexity sphere decoder (FSD) is a recently proposed technique for multiple-input multiple-output (MIMO) detection. It has several outstanding features such as constant thr...
Bin Wu, Guido Masera