Sciweavers

290 search results - page 39 / 58
» High-Speed MARS Hardware
Sort
View
DATE
2007
IEEE
160views Hardware» more  DATE 2007»
14 years 1 months ago
FPGA-based networking systems for high data-rate and reliable in-vehicle communications
The amount of electronic systems introduced in vehicles is continuously increasing: X-by-wire, complex electronic control systems and above all future applications such as automot...
Sergio Saponara, Esa Petri, Marco Tonarelli, Iacop...
CASES
2006
ACM
14 years 1 months ago
A case study of multi-threading in the embedded space
The continuing miniaturization of technology coupled with wireless networks has made it feasible to physically embed sensor network systems into the environment. Sensor net proces...
Greg Hoover, Forrest Brewer, Timothy Sherwood
ISCAS
2005
IEEE
156views Hardware» more  ISCAS 2005»
14 years 1 months ago
Optimal 2 sub-bank memory architecture for bit plane coder of JPEG2000
—JPEG2000 image compression standard is designed to cater the needs of a large span of applications including numerous consumer products. However, its use is still restricted due...
Amit Kumar Gupta, Saeid Nooshabadi, David S. Taubm...
ISCAS
2003
IEEE
92views Hardware» more  ISCAS 2003»
14 years 23 days ago
Motion adaptive de-interlacing by horizontal motion detection and enhanced ELA processing
A motion adaptive de-interlacing algorithm and its hardware architecture are presented in this paper. It consists the directional interpolation - ELA with median processing, and 4...
Shyh-Feng Lin, Yu-Lin Chang, Liang-Gee Chen
SBACPAD
2003
IEEE
103views Hardware» more  SBACPAD 2003»
14 years 23 days ago
Profiling and Optimization of Software-Based Network-Analysis Applications
A large set of tools for network monitoring and accounting, security, traffic analysis and prediction — more broadly, for network operation and management — require direct and...
Loris Degioanni, Mario Baldi, Fulvio Risso, Gianlu...