Sciweavers

290 search results - page 41 / 58
» High-Speed MARS Hardware
Sort
View
CASES
2007
ACM
13 years 11 months ago
A self-maintained memory module supporting DMM
The memory intensive nature of object-oriented languages such as C++ and Java has created the need of a high-performance dynamic memory management (DMM); however, it is a challeng...
Weixing Ji, Feng Shi, Baojun Qiao
FPL
2006
Springer
147views Hardware» more  FPL 2006»
13 years 11 months ago
Non-Uniform Random Number Generation Through Piecewise Linear Approximations
This paper presents a hardware architecture for non-uniform random number generation, which allows the generator's distribution to be modified at run-time without reconfigura...
David B. Thomas, Wayne Luk
SACRYPT
2000
Springer
145views Cryptology» more  SACRYPT 2000»
13 years 11 months ago
Camellia: A 128-Bit Block Cipher Suitable for Multiple Platforms - Design and Analysis
We present a new 128-bit block cipher called Camellia. Camellia supports 128-bit block size and 128-, 192-, and 256-bit keys, i.e. the same interface specifications as the Advanced...
Kazumaro Aoki, Tetsuya Ichikawa, Masayuki Kanda, M...
ISCAS
2006
IEEE
136views Hardware» more  ISCAS 2006»
14 years 1 months ago
An adaptable foveating vision chip
In this work we present an adaptable foveating vision biological eye has exceptionally good optomechanics. This chip. This chip has no physical foveation; all its pixels are in the...
Timothy G. Constandinou, Patrick Degenaar, Christo...
NOSSDAV
2004
Springer
14 years 25 days ago
Reduced state fair queuing for edge and core routers
Despite many years of research, fair queuing still faces a number of implementation challenges in high speed routers. In particular, in spite of proposals such as DiffServ, the st...
Ramana Rao Kompella, George Varghese