Sciweavers

1773 search results - page 230 / 355
» High-level power estimation
Sort
View
DATE
2005
IEEE
118views Hardware» more  DATE 2005»
14 years 4 months ago
An Iterative Algorithm for Battery-Aware Task Scheduling on Portable Computing Platforms
In this work we consider battery powered portable systems which either have Field Programmable Gate Arrays (FPGA) or voltage and frequency scalable processors as their main proces...
Jawad Khan, Ranga Vemuri
RTAS
2002
IEEE
14 years 3 months ago
Experiences in Implementing an Energy-Driven Task Scheduler in RT-Linux
Dynamic voltage scaling (DVS) is being increasingly used for power management in embedded systems. Energy is a scarce resource in embedded real-time systems and energy consumption...
Vishnu Swaminathan, Charles B. Schweizer, Krishnen...
ISLPED
1997
ACM
83views Hardware» more  ISLPED 1997»
14 years 2 months ago
A symbolic algorithm for low-power sequential synthesis
We present an algorithm that restructures the state transition graph STG of a sequential circuit so as to reduce power dissipation. The STG is modi ed without changing the behav...
Balakrishna Kumthekar, In-Ho Moon, Fabio Somenzi
CHES
2006
Springer
117views Cryptology» more  CHES 2006»
14 years 2 months ago
High-Resolution Side-Channel Attack Using Phase-Based Waveform Matching
This paper describes high-resolution waveform matching based on a Phase-Only Correlation (POC) technique and its application for a side-channel attack. Such attacks, such as Simple...
Naofumi Homma, Sei Nagashima, Yuichi Imai, Takafum...
ASPDAC
2008
ACM
108views Hardware» more  ASPDAC 2008»
14 years 10 days ago
Synthesis and design of parameter extractors for low-power pre-computation-based content-addressable memory using gate-block sel
Content addressable memory (CAM) is frequently used in applications, such as lookup tables, databases, associative computing, and networking, that require high-speed searches due t...
Jui-Yuan Hsieh, Shanq-Jang Ruan