Sciweavers

1773 search results - page 27 / 355
» High-level power estimation
Sort
View
FPL
2009
Springer
106views Hardware» more  FPL 2009»
14 years 2 months ago
Low power techniques for Motion Estimation hardware
Motion Estimation (ME) is the most computationally intensive and the most power consuming part of video compression and video enhancement systems. In this paper, we propose a nove...
Caglar Kalaycioglu, Onur C. Ulusel, Ilker Hamzaogl...
ICCAD
1994
IEEE
95views Hardware» more  ICCAD 1994»
14 years 2 months ago
Provably correct high-level timing analysis without path sensitization
- This paper addresses the problem of true delay estimation during high level design. The existing delay estimation techniques either estimate the topological delay of the circuit ...
Subhrajit Bhattacharya, Sujit Dey, Franc Brglez
ISLPED
1996
ACM
100views Hardware» more  ISLPED 1996»
14 years 2 months ago
Basic experimentation on accuracy of power estimation for CMOS VLSI circuits
In this paper, we discuss on accuracy of several kinds of power dissipation model for CMOS VLSI circuits. Some researchers have proposed several efficient power estimation methods...
Tohru Ishihara, Hiroto Yasuura
AMC
2005
106views more  AMC 2005»
13 years 10 months ago
The least squares type estimation of the parameters in the power hazard function
The power hazard function is defined by h(t) = atk . In this investigation, we use the least squares type estimation to estimate the parameter a when k is known, the parameter k w...
A. R. Mugdadi
ICASSP
2008
IEEE
14 years 4 months ago
Analyzing the scalability of SIMD for the next generation software defined radio
Previous studies have shown that wireless DSP algorithms exhibit high levels of data level parallelism (DLP). Commercial and research work in the field of software defined radio...
Mark Woh, Yuan Lin, Sangwon Seo, Trevor N. Mudge, ...