Sciweavers

1773 search results - page 40 / 355
» High-level power estimation
Sort
View
FPL
2008
Springer
98views Hardware» more  FPL 2008»
13 years 11 months ago
Rapid estimation of power consumption for hybrid FPGAs
A hybrid FPGA consists of island-style fine-grained units and domain-specific coarse-grained units. This paper describes an approach to estimate the power consumption of a set of ...
Chun Hok Ho, Philip Heng Wai Leong, Wayne Luk, Ste...
ICASSP
2011
IEEE
13 years 1 months ago
An evaluation of noise power spectral density estimation algorithms in adverse acoustic environments
Noise power spectral density estimation is an important component of speech enhancement systems due to its considerable effect on the quality and the intelligibility of the enhanc...
Jalal Taghia, Jalil Taghia, Nasser Mohammadiha, Ji...
ICCAD
1997
IEEE
99views Hardware» more  ICCAD 1997»
14 years 2 months ago
High-level area and power estimation for VLSI circuits
High-level power estimation, when given only a high-level design specification such as a functional or RTL description, requires high-level estimation of the circuit average acti...
Mahadevamurty Nemani, Farid N. Najm
PATMOS
2000
Springer
14 years 1 months ago
Early Power Estimation for System-on-Chip Designs
Abstract. Reduction of chip packaging and cooling costs for deep sub-micron SystemOn-Chip (SOC) designs is an emerging issue. We present a simulation-based methodology able to real...
Marcello Lajolo, Luciano Lavagno, Matteo Sonza Reo...
ISQED
2000
IEEE
91views Hardware» more  ISQED 2000»
14 years 2 months ago
Probabilistic Bottom-Up RTL Power Estimation
We address the problem of power estimation at the register-transfer level (RTL). At this level, the circuit is described in terms of a set of interconnected memory elements and co...
Ricardo Ferreira, A.-M. Trullemans, José C....