Sciweavers

151 search results - page 17 / 31
» How the JSDL can Exploit the Parallelism
Sort
View
CW
2005
IEEE
14 years 1 months ago
Supporting Presentation Techniques based on Virtual Humans in Educational Virtual Worlds
Educational Virtual Worlds (EVWs) allow one to circumvent physical, safety, and cost constraints that often affect real-world training and learning scenarios. Virtual humans can i...
Luca Chittaro, Lucio Ieronutti, Sara Rigutti
ISCA
1990
IEEE
186views Hardware» more  ISCA 1990»
13 years 11 months ago
Adaptive Software Cache Management for Distributed Shared Memory Architectures
An adaptive cache coherence mechanism exploits semantic information about the expected or observed access behavior of particular data objects. We contend that, in distributed shar...
John K. Bennett, John B. Carter, Willy Zwaenepoel
HPCA
2008
IEEE
14 years 8 months ago
A comprehensive approach to DRAM power management
This paper describes a comprehensive approach for using the memory controller to improve DRAM energy efficiency and manage DRAM power. We make three contributions: (1) we describe...
Ibrahim Hur, Calvin Lin
ARC
2009
Springer
175views Hardware» more  ARC 2009»
14 years 2 months ago
A Hardware Accelerated Simulation Environment for Spiking Neural Networks
Spiking Neural Networks (SNNs) model the biological functions of the human brain enabling neuro/computer scientists to investigate how arrays of neurons can be used to solve comput...
Brendan P. Glackin, Jim Harkin, T. Martin McGinnit...
FPGA
2008
ACM
174views FPGA» more  FPGA 2008»
13 years 9 months ago
When FPGAs are better at floating-point than microprocessors
It has been shown that FPGAs could outperform high-end microprocessors on floating-point computations thanks to massive parallelism. However, most previous studies re-implement in...
Florent de Dinechin, Jérémie Detrey,...