Sciweavers

20807 search results - page 66 / 4162
» How to read a paper
Sort
View
HPCA
1997
IEEE
15 years 8 months ago
Design Issues and Tradeoffs for Write Buffers
Processors with write-through caches typically require a write buffer to hide the write latency to the next level of memory hierarchy and to reduce write traffic. A write buffer ...
Kevin Skadron, Douglas W. Clark
ISCA
1994
IEEE
88views Hardware» more  ISCA 1994»
15 years 8 months ago
A Unified Architectural Tradeoff Methodology
Wepresentaunijiedapp?'each to assess thet7adeoff of architecture techniques that affect mean memory access time. The architectural features we consider inciude cache hit Tati...
Chung-Ho Chen, Arun K. Somani
118
Voted
SIGMETRICS
1990
ACM
15 years 8 months ago
An Evaluation of Redundant Arrays of Disks Using an Amdahl 5890
Recently we presented several disk array architectures designed to increase the data rate and I/O rate of supercomputing applications, transaction processing, and file systems [Pat...
Peter M. Chen, Garth A. Gibson, Randy H. Katz, Dav...
123
Voted
COMPSAC
2004
IEEE
15 years 8 months ago
Implementing Hierarchical Features in a Graphically Based Formal Modelling Language
Many developers who could benefit from building and analysing formal models of their systems are deterred from doing so by the process algebra style input languages of formal mode...
Peter Henderson, Robert John Walters, Stephen Crou...
APL
1995
ACM
15 years 8 months ago
The Role of Composition in Computer Programming
Iverson has greatly enlarged the mathematical notion of function composition and made it available to computer programmers. This paper explains the concept, and uses practical exa...
Donald B. McIntyre