Sciweavers

159 search results - page 19 / 32
» Hyperreconfigurable Architectures as Flexible Control System...
Sort
View
ISCAS
2006
IEEE
102views Hardware» more  ISCAS 2006»
14 years 1 months ago
A low power merge cell processor for real-time spike sorting in implantable neural prostheses
Extremely low power consumption is the critical constraint for designing implantable neural decoders that inter- Desired face directly with the nervous system. Typically a system w...
M. D. Linderman, T. H. Meng
IPPS
2002
IEEE
14 years 15 days ago
A Framework for Network Management Using Mobile Agents
Conventional network management is based on SNMP and often run in a centralized manner. Although the centralized management approach gives network administrators a flexibility of ...
Manoj Kumar Kona, Cheng-Zhong Xu
RSP
2008
IEEE
182views Control Systems» more  RSP 2008»
14 years 1 months ago
From Application to ASIP-based FPGA Prototype: a Case Study on Turbo Decoding
ASIP-based implementations constitute a key trend in SoC design enabling optimal tradeoffs between performance and flexibility. This paper details a case study of an ASIP-based im...
Olivier Muller, Amer Baghdadi, Michel Jéz&e...
IHIS
2005
ACM
14 years 1 months ago
An architecture for the interoperability of workflow models
The goal of this work is to contribute to the field of interoperability of Workflow models. To achieve this interoperability, we have built a generic architecture that s three lev...
Salah Hamri, Mahmoud Boufaïda, Nacer Boudjlid...
DAC
1999
ACM
14 years 8 months ago
Java Driven Codesign and Prototyping of Networked Embedded Systems
While the number of embedded systems in consumer electronics is growing dramatically, several trends can be observed which challenge traditional codesign practice: An increasing s...
Josef Fleischmann, Klaus Buchenrieder, Rainer Kres...