Sciweavers

124 search results - page 6 / 25
» IXM2: A Parallel Associative Processor
Sort
View
HPCA
2001
IEEE
14 years 7 months ago
CARS: A New Code Generation Framework for Clustered ILP Processors
Clustered ILP processors are characterized by a large number of non-centralized on-chip resources grouped into clusters. Traditional code generation schemes for these processors c...
Krishnan Kailas, Kemal Ebcioglu, Ashok K. Agrawala
HPCA
2006
IEEE
14 years 7 months ago
Efficient instruction schedulers for SMT processors
We propose dynamic scheduler designs to improve the scheduler scalability and reduce its complexity in the SMT processors. Our first design is an adaptation of the recently propos...
Joseph J. Sharkey, Dmitry V. Ponomarev
HIPC
2004
Springer
14 years 27 days ago
Lock-Free Parallel Algorithms: An Experimental Study
Abstract. Lock-free shared data structures in the setting of distributed computing have received a fair amount of attention. Major motivations of lock-free data structures include ...
Guojing Cong, David A. Bader
CEC
2010
IEEE
13 years 8 months ago
Principles of protein processing for a self-organising associative memory
The evolution of Artificial Intelligence has passed through many phases over the years, going from rigorous mathematical grounding to more intuitive bio-inspired approaches. Despit...
Omer Qadir, Jerry Liu, Jon Timmis, Gianluca Tempes...
SBACPAD
2003
IEEE
138views Hardware» more  SBACPAD 2003»
14 years 23 days ago
Finite Difference Simulations of the Navier-Stokes Equations Using Parallel Distributed Computing
 This paper discusses the implementation of a numerical algorithm for simulating incompressible fluid flows based on the finite difference method and designed for parallel compu...
João Paulo De Angeli, Andréa M. P. V...