Sciweavers

131 search results - page 23 / 27
» If you have time, save energy with pull
Sort
View
VLSI
2010
Springer
13 years 5 months ago
Fine-grained post placement voltage assignment considering level shifter overhead
—Multi-Vdd techniques enable application of lower supply voltage levels on cells with timing slacks. New voltage assignment, placement and voltage island partitioning methods are...
Zohreh Karimi, Majid Sarrafzadeh
TMC
2010
161views more  TMC 2010»
13 years 5 months ago
Schedule Adaptation of Low-Power-Listening Protocols for Wireless Sensor Networks
—Many recent advances in MAC protocols for wireless sensor networks have been proposed to reduce idle listening, an energy wasteful state of the radio. Low-Power-Listening (LPL) ...
Christophe J. Merlin, Wendi B. Heinzelman
MICRO
2009
IEEE
134views Hardware» more  MICRO 2009»
14 years 2 months ago
A case for dynamic frequency tuning in on-chip networks
Performance and power are the first order design metrics for Network-on-Chips (NoCs) that have become the de-facto standard in providing scalable communication backbones for mult...
Asit K. Mishra, Reetuparna Das, Soumya Eachempati,...
IJDSN
2006
114views more  IJDSN 2006»
13 years 7 months ago
The Sleep Deprivation Attack in Sensor Networks: Analysis and Methods of Defense
The ability of sensor nodes to enter a low power sleep mode is very useful for extending network longevity. We show how adversary nodes can exploit clustering algorithms to ensure ...
Matthew Pirretti, Sencun Zhu, Narayanan Vijaykrish...
HPCA
2006
IEEE
14 years 8 months ago
Retention-aware placement in DRAM (RAPID): software methods for quasi-non-volatile DRAM
Measurements of an off-the-shelf DRAM chip confirm that different cells retain information for different amounts of time. This result extends to DRAM rows, or pages (retention tim...
Ravi K. Venkatesan, Stephen Herr, Eric Rotenberg