Sciweavers

    305 search results - page 1 / 61
    » Impact of Parallel Workloads on NoC Architecture Design
    Sort
    View
    PDP
    2010
    IEEE
    145views Distributed And Parallel Com...» more  PDP 2010»
    Impact of Parallel Workloads on NoC Architecture Design
    14 years 5 months ago
    Impact of Parallel Workloads on NoC Architecture Design
    Download  www.inf.pucminas.br
    — Due to the multi-core processors, the importance of parallel workloads has increased considerably. However, manycore chips demand new interconnection strategies, since traditio...
    Henrique Cota de Freitas, Lucas Mello Schnorr, Mar...
    claim paper
    Read More »
    JSA
    2010
    158views more  JSA 2010»
    Scalable mpNoC for massively parallel systems - Design and implementation on FPGA
    13 years 5 months ago
    Scalable mpNoC for massively parallel systems - Design and implementation on FPGA
    Download  hal.inria.fr
    The high chip-level integration enables the implementation of large-scale parallel processing architectures with 64 and more processing nodes on a single chip or on an FPGA device...
    Mouna Baklouti, Yassine Aydi, Philippe Marquet, Je...
    claim paper
    Read More »
    VLSID
    2005
    IEEE
    121views VLSI» more  VLSID 2005»
    A Heuristic for Peak Power Constrained Design of Network-on-Chip (NoC) Based Multimode Systems
    14 years 11 months ago
    A Heuristic for Peak Power Constrained Design of Network-on-Chip (NoC) Based Multimode Systems
    Download  research.cs.tamu.edu
    Designing NoC-based systems has become increasingly complex with support for multiple functionalities. Decisions regarding interconnections between the heterogeneous system compon...
    Praveen Bhojwani, Rabi N. Mahapatra, Eun Jung Kim,...
    claim paper
    Read More »
    PPL
    2008
    185views more  PPL 2008»
    On Design and Application Mapping of a Network-on-Chip(NoC) Architecture
    13 years 11 months ago
    On Design and Application Mapping of a Network-on-Chip(NoC) Architecture
    Download  gram.eng.uci.edu
    As the number of integrated IP cores in the current System-on-Chips (SoCs) keeps increasing, communication requirements among cores can not be sufficiently satisfied using either ...
    Jun Ho Bahn, Seung Eun Lee, Yoon Seok Yang, Jungso...
    claim paper
    Read More »
    DATE
    2008
    IEEE
    82views Hardware» more  DATE 2008»
    Variation tolerant NoC design by means of self-calibrating links
    14 years 5 months ago
    Variation tolerant NoC design by means of self-calibrating links
    Download  www.date-conference.com
    We present the implementation and analysis of a variation tolerant version of a switch-to-switch link in a NoC. The goal is to tolerate the effects of process variations on NoC ar...
    Simone Medardoni, Marcello Lajolo, Davide Bertozzi
    claim paper
    Read More »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    International On-screen Keyboard Graphical Social Symbols OCR Text Recognition CSS3 Style Generator Web Page to PDF Web Page to Image PDF Split PDF Merge Latex Equation Editor Sci2ools
    Document Tools
    PDF to Text PDF to Postscript PDF to Thumbnails Excel to PDF Word to PDF Postscript to PDF PowerPoint to PDF Latex to Word Repair Corrupted PDF
    Image Tools
    JPG to PS JPG to PDF Extract Images from PDF Image Converter
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2024, USA.