Sciweavers

479 search results - page 40 / 96
» Implementation and Evaluation of On-Chip Network Architectur...
Sort
View
ISCA
2011
IEEE
365views Hardware» more  ISCA 2011»
12 years 11 months ago
Kilo-NOC: a heterogeneous network-on-chip architecture for scalability and service guarantees
Today’s chip-level multiprocessors (CMPs) feature up to a hundred discrete cores, and with increasing levels of integration, CMPs with hundreds of cores, cache tiles, and specia...
Boris Grot, Joel Hestness, Stephen W. Keckler, Onu...
SOSP
2009
ACM
14 years 4 months ago
The multikernel: a new OS architecture for scalable multicore systems
Commodity computer systems contain more and more processor cores and exhibit increasingly diverse architectural tradeoffs, including memory hierarchies, interconnects, instructio...
Andrew Baumann, Paul Barham, Pierre-Évarist...
ISPDC
2006
IEEE
14 years 1 months ago
RWAPI over InfiniBand: Design and Performance
This paper presents the design of InfiniWrite, the implementation of a lightweight communication interface called RWAPI over the InfiniBand interconnect for clusters of PCs. Sinc...
Ouissem Ben Fredj, Eric Renault
ISSS
2002
IEEE
139views Hardware» more  ISSS 2002»
14 years 18 days ago
Multiprocessor Mapping of Process Networks: A JPEG Decoding Case Study
We present a system-level design and programming method for embedded multiprocessor systems. The aim of the method is to improve the design time and design quality by providing a ...
Erwin A. de Kock
TJS
2002
118views more  TJS 2002»
13 years 7 months ago
On the Design, Development, Deployment, and Network Survivability Analysis of the Dynamic Routing System Protocol
: With the ever-increasing demands on server applications, reliability is of paramount importance. Often these services are implemented using a distributed server cluster architect...
Abdur Chowdhury, Ophir Frieder, Peng-Jun Wan