Sciweavers

479 search results - page 67 / 96
» Implementation and Evaluation of On-Chip Network Architectur...
Sort
View
ANCS
2009
ACM
13 years 5 months ago
Weighted random oblivious routing on torus networks
Torus, mesh, and flattened butterfly networks have all been considered as candidate architectures for on-chip interconnection networks. In this paper, we study the problem of opti...
Rohit Sunkam Ramanujam, Bill Lin
WWW
2003
ACM
14 years 25 days ago
Make it fresh, make it quick: searching a network of personal webservers
Personal webservers have proven to be a popular means of sharing files and peer collaboration. Unfortunately, the transient availability and rapidly evolving content on such host...
Mayank Bawa, Roberto J. Bayardo Jr., Sridhar Rajag...
CF
2010
ACM
14 years 20 days ago
On-chip communication and synchronization mechanisms with cache-integrated network interfaces
Per-core local (scratchpad) memories allow direct inter-core communication, with latency and energy advantages over coherent cache-based communication, especially as CMP architect...
Stamatis G. Kavadias, Manolis Katevenis, Michail Z...
TVLSI
2010
13 years 2 months ago
A Low-Power DSP for Wireless Communications
This paper proposes a low-power high-throughput digital signal processor (DSP) for baseband processing in wireless terminals. It builds on our earlier architecture--Signal processi...
Hyunseok Lee, Chaitali Chakrabarti, Trevor N. Mudg...
WOWMOM
2005
ACM
129views Multimedia» more  WOWMOM 2005»
14 years 1 months ago
The Wireless Hierarchical Token Bucket: A Channel Aware Scheduler for 802.11 Networks
The paper proposes an architecture for a scheduling algorithm, to be integrated in IEEE 802.11 Access Points (AP), able to take into account, besides the transport service class r...
Rosario Giuseppe Garroppo, Stefano Giordano, Stefa...