Sciweavers

80 search results - page 13 / 16
» Implementation and Evaluation of a Dynamically Routed Proces...
Sort
View
MICRO
2009
IEEE
99views Hardware» more  MICRO 2009»
14 years 3 months ago
Low-cost router microarchitecture for on-chip networks
On-chip networks are critical to the scaling of future multicore processors. The challenge for on-chip network is to reduce the cost including power consumption and area while pro...
John Kim
SENSYS
2004
ACM
14 years 2 months ago
An analysis of a large scale habitat monitoring application
Habitat and environmental monitoring is a driving application for wireless sensor networks. We present an analysis of data from a second generation sensor networks deployed during...
Robert Szewczyk, Alan M. Mainwaring, Joseph Polast...
POPL
2012
ACM
12 years 4 months ago
A compiler and run-time system for network programming languages
Software-defined networks (SDNs) are a new implementation architecture in which a controller machine manages a distributed collection of switches, by instructing them to install ...
Christopher Monsanto, Nate Foster, Rob Harrison, D...
DATE
2010
IEEE
165views Hardware» more  DATE 2010»
14 years 2 months ago
Multicore soft error rate stabilization using adaptive dual modular redundancy
— The use of dynamic voltage and frequency scaling (DVFS) in contemporary multicores provides significant protection from unpredictable thermal events. A side effect of DVFS can ...
Ramakrishna Vadlamani, Jia Zhao, Wayne P. Burleson...
EDBT
2009
ACM
164views Database» more  EDBT 2009»
14 years 1 months ago
Fast object search on road networks
In this paper, we present ROAD, a general framework to evaluate Location-Dependent Spatial Queries (LDSQ)s that searches for spatial objects on road networks. By exploiting search...
Ken C. K. Lee, Wang-Chien Lee, Baihua Zheng