Sciweavers

185 search results - page 15 / 37
» Implementation of Gabor-Type Filters on Field Programmable G...
Sort
View
ISCAS
2005
IEEE
167views Hardware» more  ISCAS 2005»
14 years 1 months ago
A novel 2D filter design methodology
Abstract— In many image processing applications, fast convolution of an image with a large 2D filter is required. Field Programable Gate Arrays (FPGAs) are often used to achieve...
Christos-Savvas Bouganis, George A. Constantinides...
IPPS
1999
IEEE
14 years 8 hour ago
FPGA Implementation of Modular Exponentiation
An e cient implementations of the main building block in the RSA cryptographic scheme is achieved by mapping a bit-level systolic array for modular exponentiation onto Xilinx FPGAs...
Alexander Tiountchik, Elena Trichina
FPL
2007
Springer
115views Hardware» more  FPL 2007»
14 years 1 months ago
Hardware/Software Process Migration and RTL Simulation
This paper describes an execution cache that uses process migration between hardware and software contexts by way of run-time reconfiguration (RTR) of Field Programmable Gate Arr...
Aric D. Blumer, Cameron D. Patterson
FPGA
2009
ACM
183views FPGA» more  FPGA 2009»
14 years 2 months ago
HW/SW methodologies for synchronization in FPGA multiprocessors
Modern Field Programmable Gate Arrays (FPGA) can be programmed with multiple soft-core processors. These solutions can be used for MultiProcessor Systems-on-Chip (MPSoCs) prototyp...
Antonino Tumeo, Christian Pilato, Gianluca Palermo...
IJCNN
2008
IEEE
14 years 2 months ago
Using Variable Neighborhood Search to improve the Support Vector Machine performance in embedded automotive applications
— In this work we show that a metaheuristic, the Variable Neighborhood Search (VNS), can be effectively used in order to improve the performance of the hardware–friendly versio...
Enrique Alba, Davide Anguita, Alessandro Ghio, San...