Sciweavers

164 search results - page 11 / 33
» Implementation of a SliM Array Processor
Sort
View
IJCAI
1989
13 years 8 months ago
Neural Computing on a One Dimensional SIMD Array
Parallel processors offer a very attractive mechanism for the implementation of large neural networks. Problems in the usage of parallel processing in neural computing involve the...
Stephen S. Wilson
FCCM
2008
IEEE
160views VLSI» more  FCCM 2008»
14 years 1 months ago
Facilitating Processor-Based DPR Systems for non-DPR Experts
Currently, only Xilinx Field Programmable Gate Arrays (FPGAs) support Dynamic Partial Reconfiguration (DPR). While there is currently some Computer Aided Design (CAD) tool support...
Edward Chen, William A. Gruver, Dorian Sabaz, Lesl...
ICIP
2008
IEEE
14 years 9 months ago
Image retrieval and classification using associative reciprocal-image attractors
In this paper, image processing and symbol processing are bridged with a common framework. A new computational architecture allows arbitrary fixed images to be used as attractors ...
Douglas S. Greer, Mihran Tuceryan
IEEEPACT
2008
IEEE
14 years 1 months ago
Exploiting loop-dependent stream reuse for stream processors
The memory access limits the performance of stream processors. By exploiting the reuse of data held in the Stream Register File (SRF), an on-chip storage, the number of memory acc...
Xuejun Yang, Ying Zhang, Jingling Xue, Ian Rogers,...
TC
2010
13 years 2 months ago
Performance Comparison of Graphics Processors to Reconfigurable Logic: A Case Study
A systematic approach to the comparison of the graphics processor (GPU) and reconfigurable logic is defined in terms of three throughput drivers. The approach is applied to five ca...
Ben Cope, Peter Y. K. Cheung, Wayne Luk, Lee W. Ho...