Sciweavers

1688 search results - page 15 / 338
» Implementing Optimizations at Decode Time
Sort
View
CODES
2009
IEEE
13 years 9 months ago
A scalable parallel H.264 decoder on the cell broadband engine architecture
The H.264 video codec provides exceptional video compression while imposing dramatic increases in computational complexity over previous standards. While exploiting parallelism in...
Michael A. Baker, Pravin Dalale, Karam S. Chatha, ...
DATE
2002
IEEE
161views Hardware» more  DATE 2002»
14 years 26 days ago
Hardware/Software Trade-Offs for Advanced 3G Channel Coding
Third generation’s wireless communications systems comprise advanced signal processing algorithms that increase the computational requirements more than ten-fold over 2G’s sys...
Heiko Michel, Alexander Worm, Norbert Wehn, Michae...
IPPS
2006
IEEE
14 years 1 months ago
MPEG-2 decoding in a stream programming language
Image and video codecs are prevalent in multimedia devices, ranging from embedded systems, to desktop computers, to high-end servers such as HDTV editing consoles. It is not uncom...
M. Drake, Henry Hoffmann, Rodric M. Rabbah, Saman ...
ADT
2005
13 years 7 months ago
On Multiple Slice Turbo Codes
: The main problem concerning the hardware implementation of turbo codes is the lack of parallelism in the MAP-based decoding algorithm. This paper proposes to overcome this proble...
David Gnaedig, Emmanuel Boutillon, Michel Jé...
CSREAESA
2003
13 years 9 months ago
A Comparative Study of Dynamic Voltage Scaling Techniques for Low-Power Video Decoding
This paper presents a comparison of power-aware video decoding techniques that utilize Dynamic Voltage Scaling (DVS) capability. Three techniques were simulated and compared in te...
Eriko Nurvitadhi, Ben Lee, Chansu Yu, Myungchul Ki...