Sciweavers

5562 search results - page 100 / 1113
» Implementing Parallel Cell-DEVS
Sort
View
109
Voted
HOTI
2005
IEEE
15 years 8 months ago
Control Path Implementation for a Low-Latency Optical HPC Switch
— A crucial part of any high-performance computing system is its interconnection network. In the OSMOSIS project, Corning and IBM are jointly developing a demonstrator interconne...
Cyriel Minkenberg, François Abel, Peter M&u...
122
Voted
ISCAS
2005
IEEE
136views Hardware» more  ISCAS 2005»
15 years 8 months ago
Architectures for ASIC implementations of low-density parity-check convolutional encoders and decoders
— Low-Density Parity-Check Convolutional Codes (LDPC-CCs) are an attractive alternative to their block-oriented counterparts, LDPC-BCs. In this paper, we introduce these codes an...
Ramkrishna Swamy, Stephen Bates, Tyler L. Brandon
GRID
2004
Springer
15 years 8 months ago
Implementation and Evaluation of a ReplicaSet Grid Service
We present the implementation and performance of a ReplicaSet service based on the specification developed in the OGSA Data Replication Services (OREP) Working Group of the Global...
Mary Manohar, Ann L. Chervenak, Ben Clifford, Carl...
138
Voted
IWANN
1993
Springer
15 years 6 months ago
Hardware Implementations of Artificial Neural Networks
Over the past decade a large variety of hardware has been designed to exploit the inherent parallelism of the artificial neural network models. This paper presents an overview of ...
Dante Del Corso
127
Voted
DSD
2004
IEEE
122views Hardware» more  DSD 2004»
15 years 6 months ago
On the Packet-Switched Implementation of a Discrete-Time CNN
Cellular Neural Networks are widely used with real-time image processing's applications. Such systems can be efficiently realized using macro enriched fieldprogrammable gate-...
Suleyman Malki, Lambert Spaanenburg