Sciweavers

5562 search results - page 1048 / 1113
» Implementing Parallel Cell-DEVS
Sort
View
IEEEPACT
2009
IEEE
14 years 3 months ago
StealthTest: Low Overhead Online Software Testing Using Transactional Memory
—Software testing is hard. The emergence of multicore architectures and the proliferation of bugprone multithreaded software makes testing even harder. To this end, researchers h...
Jayaram Bobba, Weiwei Xiong, Luke Yen, Mark D. Hil...
MICRO
2008
IEEE
113views Hardware» more  MICRO 2008»
14 years 3 months ago
From SODA to scotch: The evolution of a wireless baseband processor
With the multitude of existing and upcoming wireless standards, it is becoming increasingly difficult for hardware-only baseband processing solutions to adapt to the rapidly chan...
Mark Woh, Yuan Lin, Sangwon Seo, Scott A. Mahlke, ...
ISCA
2007
IEEE
149views Hardware» more  ISCA 2007»
14 years 3 months ago
An effective hybrid transactional memory system with strong isolation guarantees
We propose signature-accelerated transactional memory (SigTM), a hybrid TM system that reduces the overhead of software transactions. SigTM uses hardware signatures to track the r...
Chi Cao Minh, Martin Trautmann, JaeWoong Chung, Au...
VLDB
2007
ACM
134views Database» more  VLDB 2007»
14 years 3 months ago
Challenges and Experience in Prototyping a Multi-Modal Stream Analytic and Monitoring Application on System S
In this paper, we describe the challenges of prototyping a reference application on System S, a distributed stream processing middleware under development at IBM Research. With a ...
Kun-Lung Wu, Philip S. Yu, Bugra Gedik, Kirsten Hi...
ESCIENCE
2006
IEEE
14 years 3 months ago
Characterization of Computational Grid Resources Using Low-Level Benchmarks
An important factor that needs to be taken into account by end-users and systems (schedulers, resource brokers, policy brokers) when mapping applications to the Grid, is the perfo...
George Tsouloupas, Marios D. Dikaiakos
« Prev « First page 1048 / 1113 Last » Next »