5562 search results - page 967 / 1113 » Implementing Parallel Cell-DEVS |
133
click to vote
IEEEPACT
2003
IEEE
15 years 8 months ago
2003
IEEE
We investigate the implementation of IP look-up for core routers using multiple microengines and a tailored memory hierarchy. The main architectural concerns are limiting the numb...
119
click to vote
IEEEPACT
2003
IEEE
15 years 8 months ago
2003
IEEE
Shared memory multiprocessor systems typically provide a set of hardware primitives in order to support synchronization. Generally, they provide single-word read-modify-write hard...
117
click to vote
ISPASS
2003
IEEE
15 years 8 months ago
2003
IEEE
In this paper we present the eDragon environment, a research platform created to perform complete performance analysis of new Web-based technologies. eDragon enables the understan...
112
Voted
MTDT
2003
IEEE
15 years 8 months ago
2003
IEEE
Memory cores (especially SRAM cores) used on a system chip usually come from a memory compiler. Commercial memory compilers have their limitation— a large memory may need to be ...
157
Voted
SI3D
2003
ACM
15 years 7 months ago
2003
ACM
: We present occlusion-switches for interactive visibility culling in complex 3D environments. An occlusionswitch consists of two GPUs (graphics processing units) and each GPU is u...