Sciweavers

5562 search results - page 980 / 1113
» Implementing Parallel Cell-DEVS
Sort
View
ACSC
2004
IEEE
15 years 6 months ago
Reducing Register Pressure Through LAER Algorithm
When modern processors keep increasing the instruction window size and the issue width to exploit more instruction-level parallelism (ILP), the demand of larger physical register ...
Gao Song
101
Voted
BIOADIT
2004
Springer
15 years 6 months ago
Anatomy and Physiology of an Artificial Vision Matrix
We present a detailed account of the processing that occurs within a biologically-inspired model for visual homing. The Corner Gradient Snapshot Model (CGSM) initially presented in...
Andrew Vardy, Franz Oppacher
ARC
2006
Springer
124views Hardware» more  ARC 2006»
15 years 6 months ago
A Flexible Multi-port Caching Scheme for Reconfigurable Platforms
Abstract. Memory accesses contribute sunstantially to aggregate system delays. It is critical for designers to ensure that the memory subsystem is designed efficiently, and much wo...
Su-Shin Ang, George A. Constantinides, Peter Y. K....
135
Voted
ATAL
2006
Springer
15 years 6 months ago
ActorNet: an actor platform for wireless sensor networks
We present actorNet, a mobile agent platform for wireless sensor networks (WSNs). WSNs are well-suited to multiagent systems: agent autonomy reduces the need for communication, sa...
YoungMin Kwon, Sameer Sundresh, Kirill Mechitov, G...
DATE
2004
IEEE
154views Hardware» more  DATE 2004»
15 years 6 months ago
MultiNoC: A Multiprocessing System Enabled by a Network on Chip
The MultiNoC system implements a programmable onchip multiprocessing platform built on top of an efficient, low area overhead intra-chip interconnection scheme. The employed inter...
Aline Mello, Leandro Möller, Ney Calazans, Fe...