Sciweavers

244 search results - page 13 / 49
» Implementing the scale vector-thread processor
Sort
View
ICCAD
2002
IEEE
101views Hardware» more  ICCAD 2002»
14 years 4 months ago
Frame-based dynamic voltage and frequency scaling for a MPEG decoder
This paper describes a dynamic voltage and frequency scaling (DVFS) technique for MPEG decoding to reduce the energy consumption while maintaining a quality of service (QoS) constr...
Kihwan Choi, Karthik Dantu, Wei-Chung Cheng, Masso...
PODC
2006
ACM
14 years 1 months ago
Grouped distributed queues: distributed queue, proportional share multiprocessor scheduling
We present Grouped Distributed Queues (GDQ), the first proportional share scheduler for multiprocessor systems that scales well with a large number of processors and processes. G...
Bogdan Caprita, Jason Nieh, Clifford Stein
HPCA
1995
IEEE
13 years 11 months ago
Software Cache Coherence for Large Scale Multiprocessors
Shared memory is an appealing abstraction for parallel programming. It must be implemented with caches in order toperform well, however, and caches require a coherence mechanism t...
Leonidas I. Kontothanassis, Michael L. Scott
FPL
2007
Springer
105views Hardware» more  FPL 2007»
14 years 1 months ago
An Execution Model for Hardware/Software Compilation and its System-Level Realization
We introduce a new execution model for orchestrating the interaction between the conventional processor and the reconfigurable compute unit in adaptive computer systems. We then ...
Holger Lange, Andreas Koch
IDEAS
2006
IEEE
218views Database» more  IDEAS 2006»
14 years 1 months ago
PBIRCH: A Scalable Parallel Clustering algorithm for Incremental Data
We present a parallel version of BIRCH with the objective of enhancing the scalability without compromising on the quality of clustering. The incoming data is distributed in a cyc...
Ashwani Garg, Ashish Mangla, Neelima Gupta, Vasudh...