Sciweavers

244 search results - page 20 / 49
» Implementing the scale vector-thread processor
Sort
View
ISCA
2008
IEEE
134views Hardware» more  ISCA 2008»
14 years 1 months ago
Achieving Out-of-Order Performance with Almost In-Order Complexity
There is still much performance to be gained by out-of-order processors with wider issue widths. However, traditional methods of increasing issue width do not scale; that is, they...
Francis Tseng, Yale N. Patt
PPOPP
2006
ACM
14 years 1 months ago
Performance characterization of molecular dynamics techniques for biomolecular simulations
Large-scale simulations and computational modeling using molecular dynamics (MD) continues to make significant impacts in the field of biology. It is well known that simulations...
Sadaf R. Alam, Jeffrey S. Vetter, Pratul K. Agarwa...
ICPP
2008
IEEE
14 years 2 months ago
Scalable Dynamic Load Balancing Using UPC
An asynchronous work-stealing implementation of dynamic load balance is implemented using Unified Parallel C (UPC) and evaluated using the Unbalanced Tree Search (UTS) benchmark ...
Stephen Olivier, Jan Prins
ISCA
2007
IEEE
110views Hardware» more  ISCA 2007»
14 years 1 months ago
Late-binding: enabling unordered load-store queues
Conventional load/store queues (LSQs) are an impediment to both power-efficient execution in superscalar processors and scaling to large-window designs. In this paper, we propose...
Simha Sethumadhavan, Franziska Roesner, Joel S. Em...
ICCS
2003
Springer
14 years 23 days ago
Mantle Convection Modeling with Viscoelastic/Brittle Lithosphere: Numerical and Computational Methodology
The Earth’s tectonic plates are strong, viscoelastic shells which make up the outermost part of a thermally convecting, predominantly viscous layer; at the boundaries between pla...
Louis Moresi, David May, Justin Freeman, Bill F. A...