Sciweavers

455 search results - page 28 / 91
» Improved Force-Directed Layouts
Sort
View
JUCS
2008
104views more  JUCS 2008»
13 years 9 months ago
Table-form Extraction with Artefact Removal
: In this paper we present a novel methodology to recognize the layout structure of handwritten filled table-forms. Recognition methodology includes locating line intersections, co...
Luiz Antônio Pereira Neves, João Marq...
TJS
2002
121views more  TJS 2002»
13 years 9 months ago
Precise Data Locality Optimization of Nested Loops
A significant source for enhancing application performance and for reducing power consumption in embedded processor applications is to improve the usage of the memory hierarchy. In...
Vincent Loechner, Benoît Meister, Philippe C...
PLDI
2012
ACM
12 years 7 days ago
Speculative separation for privatization and reductions
Automatic parallelization is a promising strategy to improve application performance in the multicore era. However, common programming practices such as the reuse of data structur...
Nick P. Johnson, Hanjun Kim, Prakash Prabhu, Ayal ...
GD
1995
Springer
14 years 1 months ago
Fast Interactive 3-D Graph Visualization
We present a 3-D version of GEM [6], a randomized adaptive layout algorithm for nicely drawing undirected graphs, based on the spring-embedder paradigm [4]. The new version, GEM-3D...
Ingo Bruß, Arne Frick
TVLSI
2002
94views more  TVLSI 2002»
13 years 9 months ago
A network flow approach to memory bandwidth utilization in embedded DSP core processors
This paper presents a network flow approach to solving the register binding and allocation problem for multiword memory access DSP processors. In recently announced DSP processors,...
Catherine H. Gebotys