Sciweavers

1649 search results - page 33 / 330
» Improved Matrix Interpretation
Sort
View
ISCAS
2006
IEEE
124views Hardware» more  ISCAS 2006»
14 years 2 months ago
A 12-bit 300 MHz CMOS DAC for high-speed system applications
—This paper describes a 12-bit 300 MHz CMOS DAC for high-speed system applications. The proposed DAC consists of a unit current-cell matrix for 8 MSBs and a binaryweighted array ...
Weining Ni, Xueyang Geng, Yin Shi, Foster F. Dai
ARITH
2003
IEEE
14 years 1 months ago
Some Optimizations of Hardware Multiplication by Constant Matrices
This paper presents some improvements on the optimization of hardware multiplication by constant matrices. We focus on the automatic generation of circuits that involve constant m...
Nicolas Boullis, Arnaud Tisserand
ICASSP
2009
IEEE
14 years 3 months ago
Improved subspace DoA estimation methods with large arrays: The deterministic signals case
This paper is devoted to the subspace DoA estimation using a large antennas array when the number of available snapshots is of the same order of magnitude than the number of senso...
Pascal Vallet, Philippe Loubaton, Xavier Mestre
ICDCS
1999
IEEE
14 years 25 days ago
Interpreting Stale Load Information
In this paper we examine the problem of balancing load in a large-scale distributed system when information about server loads may be stale. It is well known that sending each req...
Michael Dahlin
AAAI
2008
13 years 10 months ago
Automating To-Do Lists for Users: Interpretation of To-Dos for Selecting and Tasking Agents
To-do lists have been found to be the most popular personal information management tools, yet there is no automated system to interpret and act upon them when appropriate on behal...
Yolanda Gil, Varun Ratnakar