2201 search results - page 140 / 441 » Improvement of ASIC Design Processes |
120
click to vote
DATE
2005
IEEE
15 years 9 months ago
2005
IEEE
On-chip buses are typically designed to meet performance constraints at worst-case conditions, including process corner, temperature, IR-drop, and neighboring net switching patter...
114
Voted
HOTI
2005
IEEE
15 years 9 months ago
2005
IEEE
Cluster based server architectures have been widely used as a solution to overloading in web servers because of their cost effectiveness, scalability and reliability. A content aw...
103
Voted
IRI
2005
IEEE
15 years 9 months ago
2005
IEEE
Sharing and reusing product design information can help reduce cost and time when developing new products and facilitate good product family design. An appropriate representation ...
131
Voted
GLVLSI
2003
IEEE
15 years 8 months ago
2003
IEEE
The realization of fast datapaths in signal processing environments requires fastest, power efficient logic styles with synchronous behavior. This paper presents a method to combi...
113
click to vote
SIGMETRICS
2010
ACM
15 years 8 months ago
2010
ACM
System design must strike a balance between energy and performance by carefully selecting the speed at which the system will run. In this work, we examine fundamental tradeoffs i...