Sciweavers

2201 search results - page 156 / 441
» Improvement of ASIC Design Processes
Sort
View
KDD
1995
ACM
193views Data Mining» more  KDD 1995»
15 years 7 months ago
Analyzing the Benefits of Domain Knowledge in Substructure Discovery
Discovering repetitive, interesting, and functional substructures in a structural database improves the ability to interpret and compress the data. However, scientists working wit...
Surnjani Djoko, Diane J. Cook, Lawrence B. Holder
126
Voted
ISCA
1997
IEEE
137views Hardware» more  ISCA 1997»
15 years 7 months ago
A Language for Describing Predictors and Its Application to Automatic Synthesis
As processor architectures have increased their reliance on speculative execution to improve performance, the importance of accurate prediction of what to execute speculatively ha...
Joel S. Emer, Nicholas C. Gloy
FPGA
2011
ACM
330views FPGA» more  FPGA 2011»
14 years 7 months ago
CoRAM: an in-fabric memory architecture for FPGA-based computing
FPGAs have been used in many applications to achieve orders-of-magnitude improvement in absolute performance and energy efficiency relative to conventional microprocessors. Despit...
Eric S. Chung, James C. Hoe, Ken Mai
127
Voted
ICASSP
2009
IEEE
15 years 10 months ago
Room impulse response shortening with infinity-norm optimization
The purpose of room impulse response (RIR) shortening is to improve the intelligibility of the received signal by prefiltering the source signal before it is played with a loudsp...
Tiemin Mei, Alfred Mertins, Markus Kallinger
FPL
2003
Springer
81views Hardware» more  FPL 2003»
15 years 8 months ago
Software Decelerators
This paper introduces the notion of a software decelerator, to be used in logic-centric system architectures. Functions are offloaded from logic to a processor, accepting a speed ...
Eric Keller, Gordon J. Brebner, Philip James-Roxby