2201 search results - page 227 / 441 » Improvement of ASIC Design Processes |
116
click to vote
ICIP
2001
IEEE
16 years 5 months ago
2001
IEEE
We consider applications using depth-based Imagebased rendering (IBR), where the synthesis of arbitrary views occur at a remote location, necessitating the compression and transmi...
100
click to vote
ICASSP
2009
IEEE
15 years 11 months ago
2009
IEEE
Letter units, or graphemes, have been reported in the literature as a surprisingly effective substitute to the more traditional phoneme units, at least in languages that enjoy a s...
142
click to vote
SASP
2009
IEEE
15 years 10 months ago
2009
IEEE
— In this paper, we present Parade, a novel and flexible parallel architecture for the deinterleaving of combined pulsetrains. This is a commonly performed task in various areas ...
121
click to vote
ICIP
2007
IEEE
15 years 10 months ago
2007
IEEE
Numerous approaches for distributed video coding have been recently proposed. One of main motivations for these techniques is the possibility of achieving complexity tradeoffs bet...
120
click to vote
CHES
2007
Springer
15 years 10 months ago
2007
Springer
This paper describes a modular exponentiation processing method and circuit architecture that can exhibit the maximum performance of FPGA resources. The modular exponentiation arch...