Sciweavers

196 search results - page 8 / 40
» Improving IPC by Kernel Design
Sort
View
SOSP
2003
ACM
14 years 4 months ago
Improving the reliability of commodity operating systems
Despite decades of research in extensible operating system technology, extensions such as device drivers remain a significant cause of system failures. In Windows XP, for example,...
Michael M. Swift, Brian N. Bershad, Henry M. Levy
ASPLOS
2009
ACM
14 years 8 months ago
Phantom-BTB: a virtualized branch target buffer design
Modern processors use branch target buffers (BTBs) to predict the target address of branches such that they can fetch ahead in the instruction stream increasing concurrency and pe...
Ioana Burcea, Andreas Moshovos
TC
2010
13 years 6 months ago
Design and Analysis of On-Chip Networks for Large-Scale Cache Systems
—Switched networks have been adopted in on-chip communication for their scalability and efficient resource sharing. However, using a general network for a specific domain may res...
Yuho Jin, Eun Jung Kim, Ki Hwan Yum
VLSID
2007
IEEE
100views VLSI» more  VLSID 2007»
14 years 8 months ago
Hardware Efficient Piecewise Linear Branch Predictor
Piecewise linear branch predictor has been demonstrated to have superior prediction accuracy; however, its huge hardware overhead prevents the predictor from being practical in the...
Jiajin Tu, Jian Chen, Lizy K. John
SIES
2008
IEEE
14 years 1 months ago
Scalably distributed SystemC simulation for embedded applications
SystemC becomes popular as an efficient system-level modelling language and simulation platform. However, the solethread simulation kernel obstacles its performance progress from ...
Kai Huang, Iuliana Bacivarov, Fabian Hugelshofer, ...