Sciweavers

1045 search results - page 123 / 209
» Improving SHA-2 Hardware Implementations
Sort
View
IEEEPACT
2005
IEEE
14 years 2 months ago
A Simple Divide-and-Conquer Approach for Neural-Class Branch Prediction
The continual demand for greater performance and growing concerns about the power consumption in highperformance microprocessors make the branch predictor a critical component of ...
Gabriel H. Loh
IPPS
2003
IEEE
14 years 2 months ago
Some Modular Adders and Multipliers for Field Programmable Gate Arrays
This paper is devoted to the study of number representations and algorithms leading to efficient implementations of modular adders and multipliers on recent Field Programmable Ar...
Jean-Luc Beuchat
ICRA
1998
IEEE
142views Robotics» more  ICRA 1998»
14 years 1 months ago
Lagrangian Relaxation Neural Networks for Job Shop Scheduling
Abstract--Manufacturing scheduling is an important but difficult task. In order to effectively solve such combinatorial optimization problems, this paper presents a novel Lagrangia...
Peter B. Luh, Xing Zhao, Yajun Wang
CASES
2000
ACM
14 years 17 days ago
Flexible instruction processors
This paper introduces the notion of a Flexible Instruction Processor (FIP) for systematic customisation of instruction processor design and implementation. The features of our app...
Shay Ping Seng, Wayne Luk, Peter Y. K. Cheung
OSDI
1994
ACM
13 years 10 months ago
A Caching Model of Operating System Kernel Functionality
Operating system research has endeavored to develop micro-kernels that provide modularity, reliability and security improvements over conventional monolithic kernels. However, the...
David R. Cheriton, Kenneth J. Duda