Sciweavers

1045 search results - page 156 / 209
» Improving SHA-2 Hardware Implementations
Sort
View
HPCA
1999
IEEE
13 years 12 months ago
A Study of Control Independence in Superscalar Processors
Control independence has been put forward as a significant new source of instruction-level parallelism for future generation processors. However, its performance potential under p...
Eric Rotenberg, Quinn Jacobson, James E. Smith
RT
1999
Springer
13 years 12 months ago
Interactive Rendering using the Render Cache
Interactive rendering requires rapid visual feedback. The render cache is a new method for achieving this when using high-quality pixel-oriented renderers such as ray tracing that...
Bruce Walter, George Drettakis, Steven G. Parker
BROADNETS
2004
IEEE
13 years 11 months ago
A Multi-Radio Unification Protocol for IEEE 802.11 Wireless Networks
We present a link layer protocol called the Multi-radio Unification Protocol or MUP. On a single node, MUP coordinates the operation of multiple wireless network cards tuned to no...
Atul Adya, Paramvir Bahl, Jitendra Padhye, Alec Wo...
VISSYM
2004
13 years 9 months ago
Illustrating Surfaces in Volume
This paper presents a novel framework for illustrating surfaces in a volume. Surfaces are illustrated by drawing only feature lines, such as silhouettes, valleys, ridges, and surf...
Xiaoru Yuan, Baoquan Chen
DSD
2007
IEEE
160views Hardware» more  DSD 2007»
14 years 2 months ago
Alternatives in Designing Level-Restoring Buffers for Interconnection Networks in Field-Programmable Gate Arrays
Programmable routing and logic in field-programmable gate arrays are implemented using nMOS pass transistors. Since the threshold voltage drop across an nMOS device degrades the ...
Scott Miller, Mihai Sima, Michael McGuire