Sciweavers

1045 search results - page 37 / 209
» Improving SHA-2 Hardware Implementations
Sort
View
CCS
2007
ACM
14 years 2 months ago
Compact FPGA implementations of QUAD
QUAD is a stream cipher whose provable security relies on the hardness of solving systems of multivariate quadratic equations. This paper explores FPGA implementations of the stre...
David Arditti, Côme Berbain, Olivier Billet,...
ICCD
2005
IEEE
165views Hardware» more  ICCD 2005»
14 years 5 months ago
Applying Resource Sharing Algorithms to ADL-driven Automatic ASIP Implementation
Presently, Architecture Description Languages (ADLs) are widely used to raise the abstraction level of the design space exploration of Application Specific Instruction-set Proces...
Ernst Martin Witte, Anupam Chattopadhyay, Oliver S...
ISQED
2010
IEEE
120views Hardware» more  ISQED 2010»
14 years 3 months ago
Methodology from chaos in IC implementation
— Algorithms and tools used for IC implementation do not show deterministic and predictable behaviors with input parameter changes. Due to suboptimality and inaccuracy of underly...
Kwangok Jeong, Andrew B. Kahng
IWMM
2000
Springer
108views Hardware» more  IWMM 2000»
14 years 7 days ago
Implementing an On-the-Fly Garbage Collector for Java
Java uses garbage collection (GC) for the automatic reclamation of computer memory no longer required by a running application. GC implementations for Java Virtual Machines (JVM) ...
Tamar Domani, Elliot K. Kolodner, Ethan Lewis, Eli...
ISCA
2002
IEEE
82views Hardware» more  ISCA 2002»
14 years 1 months ago
Increasing Processor Performance by Implementing Deeper Pipelines
One architectural method for increasing processor performance involves increasing the frequency by implementing deeper pipelines. This paper will explore the relationship between ...
Eric Sprangle, Doug Carmean