Sciweavers

1045 search results - page 51 / 209
» Improving SHA-2 Hardware Implementations
Sort
View
FPL
2001
Springer
96views Hardware» more  FPL 2001»
14 years 1 months ago
System Level Tools for DSP in FPGAs
Abstract. Visual data ow environments are ideally suited for modeling digital signal processing (DSP) systems, as many DSP algorithms are most naturally speci ed by signal ow gra...
James Hwang, Brent Milne, Nabeel Shirazi, Jeffrey ...
ISCAS
2006
IEEE
119views Hardware» more  ISCAS 2006»
14 years 2 months ago
Performance improvement of the H.264/AVC deblocking filter using SIMD instructions
The H.264/AVC standard defines an in-loop de- instructions, available in current multimedia SIMD instruction blocking filter which is used in both the encoder and decoder. This set...
Stephen Warrington, Hassan Shojania, Subramania Su...
ASPLOS
2000
ACM
14 years 1 months ago
Slipstream Processors: Improving both Performance and Fault Tolerance
Processors execute the full dynamic instruction stream to arrive at the final output of a program, yet there exist shorter instruction streams that produce the same overall effec...
Karthik Sundaramoorthy, Zachary Purser, Eric Roten...
MOBISYS
2006
ACM
14 years 8 months ago
Using smart triggers for improved user performance in 802.11 wireless networks
The handoff algorithms in the current generation of 802.11 networks are primarily reactive in nature, because they wait until the link quality degrades substantially to trigger a ...
Vivek Mhatre, Konstantina Papagiannaki
PCM
2004
Springer
106views Multimedia» more  PCM 2004»
14 years 2 months ago
Performance Improvement of Vector Quantization by Using Threshold
Abstract. Vector quantization (VQ) is an elementary technique for image compression. However, the complexity of searching the nearest codeword in a codebook is time-consuming. In t...
Hung-Yi Chang, Pi-Chung Wang, Rong-Chang Chen, Shu...