Sciweavers

1045 search results - page 71 / 209
» Improving SHA-2 Hardware Implementations
Sort
View
HPCA
2011
IEEE
13 years 15 days ago
HAQu: Hardware-accelerated queueing for fine-grained threading on a chip multiprocessor
Queues are commonly used in multithreaded programs for synchronization and communication. However, because software queues tend to be too expensive to support finegrained paralle...
Sanghoon Lee, Devesh Tiwari, Yan Solihin, James Tu...
OSDI
2008
ACM
14 years 9 months ago
Live Migration of Direct-Access Devices
Virtual machine migration greatly aids management by allowing flexible provisioning of resources and decommissioning of hardware for maintenance. However, efforts to improve netwo...
Asim Kadav, Michael M. Swift
FPL
2010
Springer
139views Hardware» more  FPL 2010»
13 years 6 months ago
Mapping Multiple Multivariate Gaussian Random Number Generators on an FPGA
A Multivariate Gaussian random number generator (MVGRNG) is an essential block for many hardware designs, including Monte Carlo simulations. These simulations are usually used in a...
Chalermpol Saiprasert, Christos-Savvas Bouganis, G...
SPDP
1991
IEEE
14 years 8 days ago
Caching and writeback policies in parallel file systems
Improvements in the processing speed of multiprocessors are outpacing improvements in the speed of disk hardware. Parallel disk I/O subsystems have been proposed as one way to clo...
David Kotz, Carla Schlatter Ellis
SAC
2005
ACM
14 years 2 months ago
Avoiding data conversions in embedded media processors
Complex application-specific media instructions and kernels are emulated with simple to implement extended subword instructions. We show that assuming extended register file ent...
Ben H. H. Juurlink, Asadollah Shahbahrami, Stamati...