Sciweavers

259 search results - page 7 / 52
» Improving architecture testability with patterns
Sort
View
INFSOF
2006
91views more  INFSOF 2006»
13 years 7 months ago
Bridging patterns: An approach to bridge gaps between SE and HCI
Adding usability improving solutions during late stage development is to some extent restricted by the software architecture. However, few software engineers and human
Eelke Folmer, Martijn van Welie, Jan Bosch
VLSID
2007
IEEE
160views VLSI» more  VLSID 2007»
14 years 7 months ago
Spectral RTL Test Generation for Microprocessors
We introduce a novel method of test generation for microprocessors at the RTL using spectral methods. Test vectors are generated for RTL faults, which are the stuck-at faults on i...
Nitin Yogi, Vishwani D. Agrawal
VLSID
2002
IEEE
142views VLSI» more  VLSID 2002»
14 years 7 months ago
Degree-of-Freedom Analysis for Sequential Machines Targeting BIST Quality and Gate Area
| This paper reports the design of BIST structures for sequential machines. Testability of an FSM is limited due to the fact that some machine states remain unreachable and some ac...
Samir Roy, Biplab K. Sikdar, Monalisa Mukherjee, D...
IPPS
2007
IEEE
14 years 1 months ago
Improving Data Access Performance with Server Push Architecture
Data prefetching, where data is fetched before CPU demands for it, has been considered as an effective solution to mask data access latency. However, the current client-initiated ...
Xian-He Sun, Surendra Byna, Yong Chen
ANNS
2007
13 years 8 months ago
An improved architecture for cooperative and comparative neurons (CCNs) in neural network
The ability to store and retrieve information is critical in any type of neural network. In neural network, the memory particularly associative memory, can be defined as the one i...
Md. Kamrul Islam