Sciweavers

1001 search results - page 174 / 201
» Improving memory hierarchy performance for irregular applica...
Sort
View
DANCE
2002
IEEE
14 years 3 months ago
Modeling CPU Demand in Heterogeneous Active Networks
Active-network technology envisions deploying execution environments in network elements so that application-specific processing can be applied to network traffic. To provide safe...
Virginie Galtier, Kevin L. Mills, Yannick Carlinet
APLAS
2008
ACM
14 years 19 days ago
Context-Sensitive Relevancy Analysis for Efficient Symbolic Execution
Abstract. Symbolic execution is a flexible and powerful, but computationally expensive technique to detect dynamic behaviors of a program. In this paper, we present a context-sensi...
Xin Li, Daryl Shannon, Indradeep Ghosh, Mizuhito O...
CAINE
2006
14 years 1 days ago
A multiobjective evolutionary approach for constrained joint source code optimization
The synergy of software and hardware leads to efficient application expression profile (AEP) not only in terms of execution time and energy but also optimal architecture usage. We...
Naeem Zafar Azeemi
HPCA
2009
IEEE
14 years 11 months ago
PageNUCA: Selected policies for page-grain locality management in large shared chip-multiprocessor caches
As the last-level on-chip caches in chip-multiprocessors increase in size, the physical locality of on-chip data becomes important for delivering high performance. The non-uniform...
Mainak Chaudhuri
MICRO
2006
IEEE
135views Hardware» more  MICRO 2006»
14 years 4 months ago
Support for High-Frequency Streaming in CMPs
As the industry moves toward larger-scale chip multiprocessors, the need to parallelize applications grows. High inter-thread communication delays, exacerbated by over-stressed hi...
Ram Rangan, Neil Vachharajani, Adam Stoler, Guilhe...