Sciweavers

1001 search results - page 49 / 201
» Improving memory hierarchy performance for irregular applica...
Sort
View
ICCD
1999
IEEE
86views Hardware» more  ICCD 1999»
15 years 10 months ago
Evaluation of Computing in Memory Architectures for Digital Image Processing Applications
Continuing improvements in semiconductor density are enabling new classes of System-on-a-Chip architectures that combine extensive processing logic and high-density memory. Many o...
David L. Landis, Paul T. Hulina, Scott Deno, Luke ...
TPDS
2008
89views more  TPDS 2008»
15 years 6 months ago
Power/Performance/Thermal Design-Space Exploration for Multicore Architectures
Multicore architectures have been ruling the recent microprocessor design trend. This is due to different reasons: better performance, thread-level parallelism bounds in modern app...
Matteo Monchiero, Ramon Canal, Antonio Gonzá...
HPCC
2009
Springer
15 years 10 months ago
On the Performance of Commit-Time-Locking Based Software Transactional Memory
Compared with lock-based synchronization techniques, Software Transactional Memory (STM) can significantly improve the programmability of multithreaded applications. Existing res...
Zhengyu He, Bo Hong
150
Voted
DSD
2009
IEEE
148views Hardware» more  DSD 2009»
16 years 27 days ago
SIMD Architectural Enhancements to Improve the Performance of the 2D Discrete Wavelet Transform
—The 2D Discrete Wavelet Transform (DWT) is a time-consuming kernel in many multimedia applications such as JPEG2000 and MPEG-4. The 2D DWT consists of horizontal filtering alon...
Asadollah Shahbahrami, Ben H. H. Juurlink
169
Voted
OOPSLA
2005
Springer
15 years 11 months ago
Fortune teller: improving garbage collection performance in server environment using live objects prediction
Currently, the most adopted criterion to invoke garbage collection is heap space exhaustion. In other words, garbage collection is invoked when the heap space (either the entire s...
Feng Xian, Witawas Srisa-an, Hong Jiang