1001 search results - page 63 / 201 » Improving memory hierarchy performance for irregular applica... |
172
click to vote
CASES
2010
ACM
15 years 4 months ago
2010
ACM
We present a fine-grain dynamic instruction placement algorithm for small L0 scratch-pad memories (spms), whose unit of transfer can be an individual instruction. Our algorithm ca...
158
Voted
DAC
2009
ACM
16 years 7 months ago
2009
ACM
Energy consumption is of significant concern in battery operated embedded systems. In the processors of such systems, the instruction cache consumes a significant fraction of the ...
174
click to vote
IPPS
2008
IEEE
16 years 18 days ago
2008
IEEE
This paper presents an extensive characterization, tuning, and optimization of parallel I/O on the Cray XT supercomputer, named Jaguar, at Oak Ridge National Laboratory. We have c...
173
click to vote
CLUSTER
2009
IEEE
15 years 10 months ago
2009
IEEE
Abstract--This paper proposes an analytical model to estimate the cost of running an affinity-based thread schedule on multicore systems. The model consists of three submodels to e...
232
click to vote
ISCA
1997
IEEE
15 years 10 months ago
1997
IEEE
Recent technological advances have produced network interfaces that provide users with very low-latency access to the memory of remote machines. We examine the impact of such netw...