Sciweavers

271 search results - page 15 / 55
» Improving the Average Delay of Sorting
Sort
View
ICCD
2005
IEEE
116views Hardware» more  ICCD 2005»
14 years 4 months ago
Enhanced Dual-Transition Probabilistic Power Estimation with Selective Supergate Analysis
Consideration of pairs of transition in probabilistic simulation allows power estimation for digital circuits in which inertial delays can filter glitches [5]. However, the merit ...
Fei Hu, Vishwani D. Agrawal
ICASSP
2011
IEEE
12 years 11 months ago
Progress in example based automatic speech recognition
In this paper we present a number of improvements that were recently made to the template based speech recognition system developed at ESAT. Combining these improvements resulted ...
Kris Demuynck, Dino Seppi, Hugo Van hamme, Dirk Va...
ASPDAC
2008
ACM
87views Hardware» more  ASPDAC 2008»
13 years 9 months ago
An efficient performance improvement method utilizing specialized functional units in Behavioral Synthesis
This paper proposes a novel Behavioral Synthesis method that improves performance of synthesized circuits utilizing specialized functional units effectively. Specialized functional...
Tsuyoshi Sadakata, Yusuke Matsunaga
CF
2005
ACM
13 years 9 months ago
Balancing clustering-induced stalls to improve performance in clustered processors
Clustered processors lose performance as a result of clusteringinduced stalls. Such stalls are the result of distributed resources and cluster communication delays. Our performanc...
Amirali Baniasadi
DATE
2006
IEEE
104views Hardware» more  DATE 2006»
14 years 1 months ago
Pre-synthesis optimization of multiplications to improve circuit performance
Conventional high-level synthesis uses the worst case delay to relate all inputs to all outputs of an operation. This is a very conservative approximation of reality, especially i...
Rafael Ruiz-Sautua, María C. Molina, Jos&ea...