Sciweavers

16994 search results - page 22 / 3399
» Improving the Performance of maxRPC
Sort
View
IRAL
2003
ACM
14 years 3 months ago
Improving summarization performance by sentence compression: a pilot study
In this paper we study the effectiveness of applying sentence compression on an extraction based multi-document summarization system. Our results show that pure syntactic-based co...
Chin-Yew Lin
IEEEPACT
2007
IEEE
14 years 4 months ago
Paceline: Improving Single-Thread Performance in Nanoscale CMPs through Core Overclocking
Under current worst-case design practices, manufacturers specify conservative values for processor frequencies in order to guarantee correctness. To recover some of the lost perfo...
Brian Greskamp, Josep Torrellas
COMAD
2008
13 years 11 months ago
Exploiting Semantics and Speculation for Improving the Performance of Read-only Transactions
A read-only transaction (ROT) does not modify any data. Efforts are being made in the literature to improve the performance of ROTs without correctness and data currency issues. T...
Thirumalaisamy Ragunathan, P. Krishna Reddy
LION
2007
Springer
139views Optimization» more  LION 2007»
14 years 4 months ago
Evolution of Fitness Functions to Improve Heuristic Performance
In this paper we introduce the variable fitness function which can be used to control the search direction of any search based optimisation heuristic where more than one objective ...
Stephen Remde, Peter I. Cowling, Keshav P. Dahal, ...
ICCAD
2005
IEEE
130views Hardware» more  ICCAD 2005»
14 years 6 months ago
A cache-defect-aware code placement algorithm for improving the performance of processors
— Yield improvement through exploiting fault-free sections of defective chips is a well-known technique [1][2]. The idea is to partition the circuitry of a chip in a way that fau...
Tohru Ishihara, Farzan Fallah